Abstract
Introduction
CHannel Initiated Secondary ELectron (CHISEL) injection (see Figure 1 ) was shown to be an excellent programming mechanism for flash EEPROMs [1] [2] [3] [4] [5] [6] [7] . It offers more efficient programming (faster speed, lower power) compared to standard Channel Hot Electron (CHE) operation. Initial results of CHISEL operation on large single cells (L FG >0.35µm) and relatively small test arrays of 64k-bits show highly efficient self-convergent programming, a unique recovery procedure for over erased cells [8, 9] , a high margin for drain disturbs as well as good endurance for programmed and erased V T up to 10 5 program/erase cycles, leading to reliable programming operation [4] [5] [6] [7] .
In this paper we demonstrate successful CHISEL programming operation of large arrays (up to 32M-bit) fabricated with fully scaled cells having L FG =0.26µm. Single cell measurement results show program speed of 1.3µs at V D =4V, V T window closure of less than 1V and more than 10 3 program disturb margin after 10 5 program/erase cycles. Array measurement results show a unique over erase cell recovery procedure for post erase operation, tight program/erase V T distribution and more than 10 years of data retention after 10 5 program/erase cycles. Results are presented that establish the viability of CHISEL programming operation of large arrays fabricated using scaled cells suitable for future highdensity flash EEPROMs.
Device Fabrication
Fully scaled (W FG =0.25µm) L FG =0.26µm single cells and arrays (up to 32M-bit) have been fabricated using a 0.18µm process involving state-of-the art modules like STI and self aligned source/drain contacts required in high-density memories. The cells have gate coupling of 0.6 and area of 0.45µm 2 . The SEM picture taken from a 32M-bit array is shown in Figure 2 .
Single cell operation
Program and erase transients of a L FG =0.26µm cell before and after 10 5 program/erase cycles is shown in Note that program/erase cycling creates interface and oxide defects. Charges in these defects cause read current degradation due to scattering. They also act as a barrier to charge transfer and reduce program/erase current, causing degradation in V TP (hence T P ) and V TE (and T E ). In Figure 4 , though some degradation can be seen for V TE and read current, V TP shows very little degradation. This is consistent with degradation in T P and T E (Figure 3 ) -relatively smaller degradation in T P compared to T E . Since CHISEL mechanism populates the high-energy tail of injected electrons they can easily overcome the increase in injection barrier, which explains the relatively lesser degradation in V TP (and T P ) for CHISEL operation [6] . This feature is unique to CHISEL programming operation that ensures very little overall window closure due to cycling. Figure 5 shows charge gain and loss drain disturb measured before and after 10 5 program/erase cycles during CHISEL programming operation. Both cycling and disturb experiments were done at V D =4V. Charge gain and loss measurements were done respectively on erased and programmed cell while V CG was held at 0V.
Charge gain disturb is due to electron injection into FG, is initiated by source-drain leakage and aided by uncharged FG (positive FG potential). Charge loss disturb is due to hole injection into FG, is initiated by band-band tunneling (BBT) and aided by charged FG (negative FG potential). After cycling, charge gain disturb is enhanced, while charge loss disturb remains largely unchanged. A maximum programming time of 2µs (after 10 5 cycles) and 128 cells per bit-line leads to total disturb time of 254µs. Figure 5 shows that more than 10 3 margin is available for both the disturb modes even after 10 5 cycles -clearly indicating that drain disturb is not a serious issue for CHISEL operation. When compared to CHE operation at identical T P (not shown), CHISEL shows much lower charge gain disturb with slightly higher charge loss disturb. This is attributed to lower source-drain leakage (higher V T at V B <0) but higher BBT (higher electric field across drain junction) for CHISEL operation. Figure 6 shows the program, erase and post-erase V T distribution measured on a 128K-bit block of a 4M-bit memory under CHISEL programming operation.
Array operation
Programming and post erase operations were done at V D /V B =6/-2V with V CG =8Vand 3V respectively. To achieve identical T P as a single cell, array operation requires higher V D to account for the voltage drop due to bit line series resistance. Channel erase was done at V CG =-22V. A 2µs programming pulse and 6.3ms erase pulse were used. Post erase operation was performed using two 10µs pulses with a single intermediate read verification scheme. The spread in V T distribution is 2V in the programmed state,~3V after erase and onlỹ 1V after post erase. The extremely tight post erase V T distribution is obtained because of the self-converging nature of CHISEL programming which stops after the cell programs to a V T as determined by V CG =3V.
The unique recovery procedure of over-erased cells using CHISEL programming operation is described in Figure 7 . Note from Figure 6 that V T distribution after erase ("A", Figure 7 ) contains tail cells that are deeply over erased (V T <0). These tail cells are difficult to recover under conventional CHE operation. However during CHISEL programming the application of a negative V B cause V T to increase via body effect shift (top x axis, Figure 6 ). The entire erased V T distribution therefore shifts to V T >0 ("B", Figure 7 ). CHISEL programming can be performed to obtain the post-erase distribution ("C", Figure 7 ) which reverts to true posterase distribution at V B =0 ("D", Figure 7) .
Since CHISEL offers self convergent programming leading to tight V T control and over erase is not an issue, cells can be programmed to relatively lower V TP levels, opening up possibility for multi-level storage. Figure 8 shows the programmed and erased V T distribution during CHISEL programming operation on a 512k-bit block of a 32M-bit memory. Measurements were performed both before and after different amount of repetitive program/ erase cycles, up to 10 5 cycles. Program, erase and post-erase conditions are identical to Figure 6 , and the erased V T distributions are shown after post-erase convergence.
Note that even after 10 5 cycles the programmed and erased V T distributions are tight, about~2V and~1V wide respectively. This proves that single cell results showing very little V T window closure due to cycling for CHISEL operation also holds true for large arrays. The extremely tight V T distribution even after 10 5 cycles reinforces the possibility for multi-level storage.
Data retention
Data retention tests were performed on 32M-bit arrays after being subjected to 10 5 program/ erase cycles. A positive substrate bias was applied during retention test to accelerate the charge loss from floating gate to substrate. Bit-by-bit measurements were performed (with grounded substrate) to obtain the V T distribution after each stress interval. The worst bit of the programmed V T distribution was identified and its V T shift was extrapolated to estimate the worst bit among 1000 chips. Figure 9 shows the accelerated charge loss for the worst bit among 1000 chips of a 32M-bit array as a function of measurement time. For comparison, the non-accelerated charge loss data is also shown. The projected data loss (by linear extrapolation) ensures that the worst bit shows no bit failure in 10 years, even after the array has seen 10 5 CHISEL program/erase cycles.
Conclusions
To summarize, we have demonstrated successful CHISEL programming operation on large arrays (up to 32M-bit) fabricated using fully scaled W FG =0.25µm, L FG =0.26µm cells (area~0.45µm
2 ). The arrays were built using a state-of-the-art 0.18µm technology having advanced modules like STI and self aligned source/ drain contacts.
Single cell results show fast programming time of 1.3µs (2µs after 10 5 cycles) at V B =-2V and V D =4V. The reliability of CHISEL operation in terms of program/erase cycling induced degradation has been found to be extremely good. V T window closure of less than 1V and more than 10 3 margin for programming drain disturb (for both charge gain and loss modes) have been achieved even after 10 5 cycles. The unique over erase cell recovery procedure for CHISEL post erase operation (by employing the V B <0 induced body effect V T shift) has been demonstrated using array measurements. We have shown that due to the self converging nature of CHISEL programming, an extremely tight V T distribution of~1V can be achieved by a post erase operation involving just 2 programming steps with a single intermediate read verification. Array cycling measurements also show extremely tight V T distribution in program and erased state, even after 10 Figure 9 . Estimated retention characteristics of the worst bit in 1000 32M-bit chips by using a 4M-bit test array operated in CHISEL mode. A positive substrate bias was applied to accelerate the charge loss from floating gate simulating programming to VT=12V.
